

LV550 TGL-U Schematics

RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance
For the value, it can be read by the number before R. (R means resistor)
For the tolerance, it can be read from the last letter.
For the rating, we don't show on the symbol name.
For the size, R2=>0402, R3=>0603, R5=>0805,....

Properties

CAPACITOR

Symbol name	Value	Tolerance (M: +/-20, K: +/-10, Z: +80/-20)	Rating	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is
Capacitor type + value + rating + size + tolerance + material
SCD1U10V2MX-1
SC=> SMT Ceramic, TC=> POS cap or SP cap
D1U => 0.1uF
10V => the voltage rating is 10V
2=> 0402, 3=>0603, 5=>0805
M=>tolerance M, K, Z
X=> X7R/X5R, Y=> Y5V
-1 => symbol version, nonsense to EE characteristic

Laptop Schematics

www.Telegram.me/schematics_laptop

BIOS Archive

www.Telegram.me/biosarchive

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

V550_TGL

Rev


-1

Date: Monday, July 27, 2020


Sheet 1 of 106

Project code: 13"-4PD0LX010001
14"-4PD0LY010001
PCB P/N: 19869
Revision:-1

LV550 TGL Block Diagram



PCB Layer Stackup	
L1: Signal	
L2: GND/POWER	
L3: Signal	
L4: Signal	
L5: GND/POWER	
L6: Signal	
L7: GND/POWER	
L8: Signal	
L9: GND	
L8: Signal	
Battery Charger/Selector BQ25710 44	
19V_AD_JK	19V_DCBATOUT RT+
System DC/DC TPS51395PRJER 45	
19V_DCBATOUT	5V_S5 SV_AUX_S5
System DC/DC TPS51393PRJER 45	
19V_DCBATOUT	3D3V_AUX_S5
CPU_VCORE RT3613EEGQW 46	
DC/DC VCCCPUCORE AOZ516QI 47	
19V_DCBATOUT	1V_CPU_CORE
DC/DC VCCAUX RT6543AGQW 50	
19V_DCBATOUT	1D8V_VCCIN_AUX
DC/DC 1DIV_S3 TPS51487XRJER 51	
19V_DCBATOUT	1DIV_S3
DC/DC 0D6V_S3 TPS51487XRJER 51	
19V_DCBATOUT	0D6V_S3
DC/DC 1D8V_S3 TPS51487XRJER 51	
19V_DCBATOUT	1D8V_S3
DC/DC 1D8V_S5 RT5797ALGQW 53	
3D3V_S5	1D8V_S5
DC/DC 8V_AMP TPS54302DDCR 54	
19V_DCBATOUT	8V_AMP



eDP

55 eDP_TX_CPU_N0 <<<—
55 eDP_TX_CPU_P0 <<<—
55 eDP_TX_CPU_N1 <<<—
55 eDP_TX_CPU_P1 <<<—
55 eDP_TX_CPU_N2 <<<—
55 eDP_TX_CPU_P2 <<<—
55 eDP_TX_CPU_P3 <<<—
55 eDP_AUX_CPU_N <<<—
24 eDP_AUX_CPU_P <<<—
55 eDP_BLEN_CPU <<<—
55 eDP_VDDEN_CPU <<<—
55 eDP_BLCCTRL_CPU <<<—
55 eDP_HPD_CPU <<<—

TBT


71 TBT_TCSS_TX_P0 <<<—
71 TBT_TCSS_TX_N0 <<<—
71 TBT_TCSS_TX_P1 <<<—
71 TBT_TCSS_TX_N1 <<<—
71 TBT_TCSS_RX_P0 <<<—
71 TBT_TCSS_RX_N0 <<<—
71 TBT_TCSS_RX_P1 <<<—
71 TBT_TCSS_RX_N1 <<<—
71 TBT_TCSS_AUX_P <<<—
71 TBT_TCSS_AUX_N <<<—
71 TBT_LSX2_TXD <<<—
15,71 TBT_LSX2_RXD <<<—

HDMI

57 HDMI_DDI_TX_P3 <<<—
57 HDMI_DDI_TX_N3 <<<—
57 HDMI_DDI_TX_P2 <<<—
57 HDMI_DDI_TX_N2 <<<—
57 HDMI_DDI_TX_P1 <<<—
57 HDMI_DDI_TX_N1 <<<—
57 HDMI_DDI_TX_P0 <<<—
57 HDMI_DDI_TX_N0 <<<—
57 HDMI_HPD_CPU >>>—
57 HDMI_CLK_CPU >>>—
57 HDMI_DATA_CPU >>>—


Others

15 TBT_LSX1_VCC_CONFIG >>>—
15 TBT_LSX3_VCC_CONFIG >>>—
15 TBT_LSX1_RXD >>>—
73 USB_OC1_N >>>—



HDMI_DATA_CPU 2.2K PU as HDMI page.

HDMI_HPD_CPU 100K PD as HDMI page.



NOTE:
"eDP_HPD_CPU"
"eDP_VDDEN_CPU"
"eDP_BLEN_CPU"
PD 100K to LCD side

CPU1A

1 OF 21

eDP_TX_CPU_P3 AC2
eDP_TX_CPU_N3 AC1
eDP_TX_CPU_P2 AD2
eDP_TX_CPU_N2 AD1
eDP_TX_CPU_P1 AF1
eDP_TX_CPU_N1 AF2
eDP_TX_CPU_P0 AG2
eDP_TX_CPU_N0 AG1
eDP_AUX_CPU_P AJ2
eDP_AUX_CPU_N AJ1
DDPA_DATA DN4 DT6
eDP_HPD_CPU DR5
HDMI_DDI_TX_P3 T12
HDMI_DDI_TX_N3 T11
HDMI_DDI_TX_P2 Y11
HDMI_DDI_TX_N2 Y9
HDMI_DDI_TX_P1 T9
HDMI_DDI_TX_N1 P9
HDMI_DDI_TX_P0 V11
HDMI_DDI_TX_N0 V9
AB9
AD9
DDIB_AUX_P
DDIB_AUX_N
HDMI_CLK_CPU DM29
HDMI_DATA_CPU DK27
HDMI_HPD_CPU DG43
DG47
DJ47
DU8
DV8
DF6
DD6
DN23
DM23
DK23
DN21
DF43
DF45
DF47
DH52
DK45
eDP_VDDEN_CPU DM8
eDP_BLEN_CPU DN8
eDP_BLCCTRL_CPU DG10
DDIA_TXP3
DDIA_TXN3
DDIA_TXP2
DDIA_TXN2
DDIA_TXP1
DDIA_TXN1
DDIA_TXP0
DDIA_TXN0
DDIA_AUX_P
DDIA_AUX_N
GPP_E22/DDPA_CTRLCLK/DNX_FORCE_RELOAD
GPP_E23/DDPA_CTRLDATA
GPP_E14/DDSP_HPDA/DISP_MISCA
DDIB_TXP3
DDIB_TXN3
DDIB_TXP2
DDIB_TXN2
DDIB_TXP1
DDIB_TXN1
DDIB_TXP0
DDIB_TXN0
DDIB_AUX_P
DDIB_AUX_N
GPP_H16/DDPB_CTRLCLK/PCIE_LNK_DOWN
GPP_H17/DDPB_CTRLDATA
GPP_A18/DDSP_HPDB/DISP_MISCB/I2S4_RXD
GPP_A21/DDPC_CTRLCLK/I2S5_TXD
GPP_A22/DDPC_CTRLDATA/I2S5_RXD
GPP_E18/DDP1_CTRLCLK/TBT_LSX0_TXD
GPP_E19/DDP1_CTRLDATA/TBT_LSX0_RXD
GPP_E20/DDP2_CTRLCLK/TBT_LSX1_TXD
GPP_E21/DDP2_CTRLDATA/TBT_LSX1_RXD
GPP_D9/ISH_SPI_CS#/DDP3_CTRLCLK/TBT_LSX2_TXD/GSPI2_CS0#
GPP_D10/ISH_SPI_CLK/DDP3_CTRLDATA/TBT_LSX2_RXD/GSPI2_CLK
GPP_D11/ISH_SPI_MISO/DDP4_CTRLCLK/TBT_LSX3_TXD/GSPI2_MISO
GPP_D12/ISH_SPI_MOSI/DDP4_CTRLDATA/TBT_LSX3_RXD/GSPI2_MOSI
GPP_A17/DISP_MISCC/I2S4_TXD
GPP_A19/DDSP_HPD1/DISP_MISC1/I2S5_SCLK
GPP_A20/DDSP_HPD2/DISP_MISC2/I2S5_SFRM
GPP_A14/USB_OC1#/DDSP_HPD3/I2S3_RXD/DISP_MISC3/DMIC_CLK_B1
GPP_A15/USB_OC2#/DDSP_HPD4/DISP_MISC4/I2S4_SCLK
EDP_VDDEN
EDP_BKLTEN
EDP_BKLTCTL

TGL-U-1-GP-U1

TCP0_TXRX_P1
TCP0_TXRX_N1
TCP0_TXRX_P0
TCP0_TXRX_N0
TCP0_TX_P1
TCP0_TX_N1
TCP0_TX_P0
TCP0_TX_N0
TCP0_AUX_P
TCP0_AUX_N

TCP1_TXRX_P1
TCP1_TXRX_N1
TCP1_TXRX_P0
TCP1_TXRX_N0
TCP1_TX_P1
TCP1_TX_N1
TCP1_TX_P0
TCP1_TX_N0
TCP1_AUX_P
TCP1_AUX_N

TCP2_TXRX_P1
TCP2_TXRX_N1
TCP2_TXRX_P0
TCP2_TXRX_N0
TCP2_TX_P1
TCP2_TX_N1
TCP2_TX_P0
TCP2_TX_N0
TCP2_AUX_P
TCP2_AUX_N

TCP3_TXRX_P1
TCP3_TXRX_N1
TCP3_TXRX_P0
TCP3_TXRX_N0
TCP3_TX_P1
TCP3_TX_N1
TCP3_TX_P0
TCP3_TX_N0
TCP3_AUX_P
TCP3_AUX_N

TC_RCOMP_P
TC_RCOMP_N
AN2
AN1
M8
R405
150K2F-4-L-GP

DISP_DE_TE_2
DDI_RCOMP
CE4
DISP_UTIL/DSI_DE_TE_1

AY2
AY1
BB1
BB2
AM2
AM1
AT7
AT5
AP7
AP5

AT2
AT1
AU1
AU2
AD5
AD7
AH7
AH5
AF7
AF5

BF1
BF2
BE2
BE1
BD7
BD5
AY5
AY7
BB5
BB7



BK1
BK2
BJ2
BJ1
BM1
BM5
BH5
BH7
BK5
BK7

TCSS_RCOMP_P
TCSS_RCOMP_N
AN2
AN1
M8
R405
150K2F-4-L-GP


DISP_DE_TE_2
DDI_RCOMP
CE4

DISP_UTIL/DSI_DE_TE_1
Output
embedded DisplayPort Utility: Output control
signal used for brightness correction of embedded
CD displays with backlight modulation.


TEST



12, 13 SM_DRAMST_N <<<--



12, 13 SM_DRAMST_N <<<--




12, 13 SM_DRAMST_N <<<--



12, 13 SM_DRAMST_N <<<--

TGL Processor and Memory Type	TGL U	TGL-Y and TGL-U	TGL-Y and TGL-U
	DDR4 SODIMM and Memory Down (per Channel)	LPDDR4x Memory Down (All channels)	LPDDR5 Memory Down (All channels)
Signal details			
Clock (CLK)	DDR[1:0]_CLK_P[1:0], DDR[1:0]_CLK_N[1:0]	DDR[7:0]_CLK_N DDR[7:0]_CLK_P	DDR[7:0]_CLK_N DDR[7:0]_CLK_P
Write Clock (WCK)	N/A	N/A	DDR[7:0]_WCK_N DDR[7:0]_WCK_P
Control (CTRL)	DDR[1:0]_CS_#1[0:1], DDR[1:0]_O0T[1:0]	DDR[7:0]_CS[1:0]	DDR[7:0]_CS[1:0]
Clock Enable (CKE)	DDR[1:0]_CKE[1:0]	DDR[7:0]_CKE[1:0]	N/A
Command (CMD)	DDR[1:0]_MA[16:0], DDR[1:0]_BA[1:0], DDR[1:0]_ACT#, DDR[1:0]_PAR	DDR[7:0]_CA[5:0]	DDR[7:0]_CA[6:0]
Alert	DDR[1:0]_ALERT#	N/A	N/A
Strobe	DDR[1:0]_DQSN[7:0], DDR[1:0]_DQSP[7:0]	DDR[7:0]_DQSN[1:0], DDR[7:0]_DQSP[1:0]	DDR[7:0]_DQSN[1:0], DDR[7:0]_DQSP[1:0]
Data	DDR[1:0]_DQ[7:0][7:0]	DDR[7:0]_DQ[1:0][7:0]	DDR[7:0]_DQ[1:0][7:0]
Reset	DRAM_RESET	DRAM_RESET	DRAM_RESET
RCOMP	DDR_RCOMP[2:0]	DDR_RCOMP[2:0]	DDR_RCOMP[2:0]
Vref	DDR[1:0]_VREF_CA	N/A	N/A
VTT	DDR_VTT_CTL	N/A	N/A



12, 13 SM_DRAMST_N <<<--

WISTRON CORPORATION

WISTRON CORPORATION

WISTRON CORPORATION

WISTRON CORPORATION

WISTRON CORPORATION

WISTRON CORPORATION


WISTRON CORPORATION

WISTRON CORPORATION

WISTRON CORPORATION

#575683 Rev0p95
CFG[17:0]
Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.
Intel recommends placing test points on the board for CFG pins.
• CFG[3], CFG[0]: Reserved configuration lane.
• CFG[2]: TGL UP4/UP3 Reserved
• CFG[2]: TGL H PCI Express* Static x16 Lanes Numbering Reversal.Reserved
• CFG[4]: eDP enable:
- 1 = Disabled.
- 0 = Enabled.
• CFG[6:5]: TGL UP4/UP3 Reserved
• CFG[6:5]: TGL H PCI Express* Bifurcation
- 00 = 1 x8, 2 x4 PCI Express*
- 01 = reserved
- 10 = 2 x8 PCI Express*
- 11 = 1 x16 PCI Express*
• CFG[7]: PEG training:
- 1 = (default) PEG Train immediately following RESET# de assertion.
- 0 = PEG Wait for BIOS for training.
• CFG[13:8]: Reserved configuration lanes.
• CFG[14]: PEG60 (PCIe4) Lane Reversal:
- 1 - (Default) Normal
- 0 - Reversed
• CFG[17:15]: Reserved configuration lanes.




99 CFG3




#607872 Rev1p1
In order to help Intel with further debug, please route all the TP, RSVD_TP and
GPD11 / LANPHYPC /DSWLD0_NOW as testpoints.

TEST

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (CFG/IST)			
Size B	Document Number V550 TGL		Rev -1
Date:	Monday, July 27, 2020	Sheet 6 of	106



- 1. Place close to CPU within 2"
- 2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
- 3. Length match<25mil





TEST

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (VDDQ/VCC/VCCST)

Size A4 Document Number V550 TGL Rev -1

Date: Monday, July 27, 2020 Sheet 8 of 106



#607872 Rev1p1
Impedance Spectrum Tool (IST/IFDIM) Testing
Requirements and Recommendations

NOTE
IST/IFDIM is not directly available to customers, Intel will need these trigger points to support debug of customer issues at Intel validation labs. Intel recommends customers implement the IST tool requirements from this section.

DATE

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU (RSVD)			
Size	Document Number		Rev
A4	V550 TGL		-1
Date:	Monday, July 27, 2020	Sheet	9 of 106

Main Func = CPU

VCORE


ICL_U42/TGL_U42_28W

U42
IccMax current-10ms max = 70 A

22uF	PCS	Cap
U42	15	330uF*1

#607872 Rev1p1
Power Map
UP3 4+2 28W VCCIN Max: 65A
UP3 4+2 15W VCCIN Max: 55A

PDG
0402 10UF 12PCS (Secondary side)
7343 220UF 2PCS
0606 22UF 8PCS




MP2941


VCCINAUX

22uF	PCS	Cap
U42	9	330uF*1

#607872 Rev1p1
PDG VCCINAUX
7343 220UF 1PCS
0805 47UF 3PCS
0603 22UF 12PCS
0402 10UF 15PCS

0402 10UF 10PCS (Secondary side)







#607872 Rev1p1
PDG VCCST
0402 1UF 2PCS

#607872 Rev1p1
PDG VCCSTG
0402 1UF 2PCS


PLACE on CPU Same Side



EMC CAPS - PLACE <4mm FROM SOC VDDQ,
WITH EACH PAIR <12mm APART



PLACE on BACK SIDE



#607872 Rev1p1
PDG VDD2
0603 47UF 2PCS
0402 1UF 8PCS

0402 10UF 8PCS (Secondary side)

TEST

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power Cap2)

Size
A4


Document Number

V550 TGL


Rev	-1
-----	----

Date: Monday, July 27, 2020

Sheet 11 of 106



For 4PCS RAM place			
Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)
LPDDR4X x32 Decoupling-Config-1	VDD2	6 caps per Dram, 2 per long edge, 1 per short edge evenly distribute among all Drams	24x 1 μ F (0402) 5x 10 μ F (0603)
	VDDQ	4 per Dram, 2 per corner (each Dram Package has 4 pairs of VDD1 BGAs, each pair gets 1 cap) evenly distribute among all Drams	16x 1 μ F (0402) 5x 10 μ F (0603)
	VDD1	4 per Dram, 1 per corner (each Dram Package has 4 pairs of VDD1 BGAs, each pair gets 1 cap) evenly distribute	16x 1 μ F (0402) 5x 10 μ F (0603)



BLANK

TEST

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>DDR (RSVD) (DDR4-CHA1)</div>		
Size <div>A4</div>	Document Number <div>V550 TGL</div>	Rev <div>-1</div>
Date: Monday, July 27, 2020		Sheet 14 of 106

```

24  ME_UNLOCK          <<<--
21,61 CNV_RGLDT        >>>--
18  GPP_C5_SMLQALERT_N <<<--
18  GPP_E6_JTAG_ODT    <<<--
19  HDA_SDOUT_CPU      <<<--
4   TBT_LSX1_RXD       >>>--
4,71 TBT_LSX2_RXD      <<<--
3,99 DBG_PMODE        <<>--
4   TBT_LSX3_VCC_CONFIG <<<--
4   TBT_LSX1_VCC_CONFIG <<<--
18  GPP_E10           <<>--
18  GPP_E11           <<>--

```

GPP_C5

<p>GPV_CS0 / UNMILGATES</p>	<p>Root Strap 0</p>	<p>Rising edge of RSMSTRS</p>	<p>This strap has a 20 kOhm ± 10% internal pull-down. This is bit 0 (LMS) of a total of 4-bit encoded pins straps for boot configuration. This strap is used in conjunction with Root Strap 1,2,3, (on GPV_M0, GPV_M1, GPV_M2 respectively). +----+ Boot strap modification encodings: 0000 = Master Attached Flash Configuration (BIOS / CSME on SPI) - SPI is enabled 0010 = Master Attached Flash Configuration (BIOS / CSME on SPI) - SPI is disabled 0100 = BIOS on eSPI Peripheral Channel: CSME on master attached SPI 1000 = Slave Attached Flash Configuration (BIOS / CSME on eSPI attached device) 1100 = BIOS on eSPI peripheral Channel: CSME on slave attached SPI Others: Reserved Notes: 1. The internal pull-down is disabled after RSMSTRS de-asserts. 2. This signal is in the primary well.</p>
---------------------------------	---------------------	-----------------------------------	---




GPP_D10

GPP_D10 / I8K_SP1_CLK / DQ01_CTL0DATA / TBT_LSX2_RXD0 / GSP12_CLK	DQ03_I2C / TBT_LSX2 / R8B8_LS2 / pins VCC configuration	Rising edge of R8MRST#	This strap has a 20 kohm ± 30% internal pull-down. 0 = DQ03_I2C / TBT_LSX2 / R8B8_LS2 pins at 1.8V 1 = DQ03_I2C / TBT_LSX2 / R8B8_LS2 pins at 3.3V Notes: 1. The internal pull-down is disabled after R8MRST# de-asserts. 2. This signal is in the primary well.
---	---	---------------------------	---



GPP_D12

<pre> GPS_D12 / I2S_SP1_MOSI / R0V4_CTRLDATA CAS_SP1M_MOSI TST_L6X3_RXD </pre>	<pre> D0P4_I2C / TST_L6X3 / R0V4_L63 pins VCC configuration </pre>	<p>Rising edge of RSMRST#</p>	<p>This strap has a 20 kohm ± 30% internal pull-down.</p> <p>0 = D0P4_I2C / TST_L6X3 / R0V4_L63 pins at 1.8V</p> <p>1 = D0P4_I2C / TST_L6X3 / R0V4_L63 pins at 3.3V</p> <p>Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.</p>
--	--	-------------------------------	---




GPP_R2

GPS_R2 / MDA_SDO / I280_TXD	Flash Descriptor Security Override	Rising edge of PCH_PWROK	This strap has a 20 kohn ± 30% internal pull-down. 6-> Enable security measures defined in the Flash Descriptor. (Default: 1) 1-> Disable Flash Descriptor Security (override). This strap should only be asserted high using external Pull-up in manufacturing/debug environments ONLY. Notes: 1. The internal pull-down is disabled after PCH_PWROK is high. 2. This signal is in the primary well.
-----------------------------------	---	-----------------------------	---




GPP_F2

GPS_F2 / CNV_RMT_DT / UART_TXD	M.2 CNVIL Mode Select	Rising edge of RSMRST#	This strap does not have an internal pull-up or pull-down. A weak external pull-up is required. Co-integrated CNVIL enabled. Co-integrated CNVIL disabled. Note: When a RP companion chip is connected to the PCN CNVIL interface, the device internal pull-down resistor will pull the strap low to enable CNVIL interface.
--------------------------------------	--------------------------	---------------------------	---




GPP_E6

GPIO_E6	JTAG OUT Disable	Rising edge of RMRST#	This strap does not have an internal pull-up or pull-down. External pull-up is recommended 0== JTAG OUT is disabled 1== JTAG OUT is enabled
---------	---------------------	--------------------------	--




GPP_E19

<pre>GPP_W19 / DDP1_CTL0DATA TW1_LX0_RXD</pre>	<pre>DDP1_I2C / TW1_LX0 / TW1_LX0_RXD TW1_LX0_RXD pins VCC configuration</pre>	<p>Rising edge of RSMRST#</p> <p>This circuit has a 20 kOhm ± 30% internal pull-down.</p> <p>C1: DDP1_I2C / TW1_LX0 / RSMRST# pins at 3-4V</p> <p>1. VDD1_I2C / TW1_LX0 / RSMRST# pins at 3-4V</p> <p>Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts.</p> <p>2. This signal is in the primary well.</p>
--	--	---




GPP_E21


GPS_RX1 / DDP2_CTRLDATA TX1_LX1_RXD	DDP2_I2C / TX1_LX1 / RS08_LX1 pins VCC configuration	Rising edge of RS08ST#	This circuit has a 20 kOhm & 30% internal pull-down. 0 = DDP2_I2C / TX1_LX1 / RS08_LX1 pins at 1-18V 1 = DDP2_I2C / TX1_LX1 / RS08_LX1 pins at 3-5V Notes: 1. The internal pull-down is disabled after RS08ST# de-asserts. 2. This signal is in the primary well.
---	--	---------------------------	--







DBG_PMODE

D80_PMODE	Reserved	Rising edge of RDMRST#	<p>This strap has a 20 kOhm ± 10% internal pull-up.</p> <p>This strap should sample high. There should NOT be any onboard device driving it to opposite direction during strap sampling.</p> <p>Notes: 1. The internal pull-up is disabled after RDMRST# de-asserts. 2. This signal is in the primary well.</p>
-----------	----------	------------------------	---







TEST			
 緯創資通 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (STRAP)			
Size	Document Number	Rev	
A2	V550 TGL	-1	
Date:	Monday, July 27, 2020	Sheet	15 of 108





SPI SELECT STRAP
Cap LOW → 3.3V
Cap DY → 1.8V

SPI SELECT STRAP
LOW → 3.3V
HIGH → 1.8V



GPD7			
GPD7	Reserved	Rising edge of DSW_PWROK	This strap has a 20 kohm ± 30% internal pull-down. This strap should sample LOW. There should NOT be any onboard device driving it to opposite direction during strap sampling. Notes: 1. The internal pull-down is disabled after DSW_PWROK is high. 2. This signal is in the DSW well.

TEST

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title CPU (PMU)

Size B Document Number V550 TGL Rev -1

Date: Monday, July 27, 2020 Sheet 17 of 106

27	HDA_SYNC_CODECC	<<<<---
27	HDA_BITCLK_CODECC	<<<<---
27	HDA_SDOUTC_CODECC	<<<<---
27	HDA_SDI0_CPU	<<<<---
15	HDA_SDOUTC_CPU	<<<<---
61	CNV_CLKREQ	>>>>---
61	CNV_RF_RST_N	<<<<---
91	PIRQA_N	<<<<---
66	DMIC_SCL0_CPU	<<<<---
66	DMIC_SDA0_CPU	<<<<---
61	BLUETOOTH_EN	<<<<---
71,73	RT_FORCE_PWR	<<<<---






GPP_B14

GPP_B14 / SPKR / TIME_SYNC1 / GSPi0_CS1#	Top Swap Override	Rising edge of PCH_PWROK	The strap has a 20 kohm \pm 30% internal pull-down. [>Disable "Top Swap" mode. (Default)] [>Enable "Top Swap" mode: this inverts an address on access to SPI and firmware hub, so the processor believes it fetches the alternate boot block instead of the original boot-block. PCH will invert A16 (default) for cycles going to the upper two 64-KB blocks in the FWB or the appropriate address lines (A[23:16]) as selected in Top Swap Block size soft strap. (Refer SPI Flash Programming Guide). Notes: 1. The internal pull-down is disabled after PCH_PWROK is high. 2. Software will not be able to clear the Top Swap bit until the system is rebooted. 3. The status of this strap is readable using the Top Swap bit (Bus0, Device31, Function0, offset DCh, bit4). 4. This signal is in the primary well.
--	-------------------	--------------------------	--


GPP_B18

GPP_B18 / GSPi0_MOSI	No Reboot	Rising edge of PCH_PWROK	The strap has a 20 kohm \pm 30% internal pull-down. [>Disable "No Reboot" mode. (Default)] [>Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP. Notes: 1. The internal pull-down is disabled after PCH_PWROK is high. 2. This signal is in the primary well.
----------------------	-----------	--------------------------	---



TEST

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (UART/I2C/ISH)		
Size A3	Document Number V550_TGL	Rev -1
Date: Monday, July 27, 2020		Sheet 20 of 106




GPP_F0

GPP_F0 / CNV_BRI_DT / UART0_RTS#	XTAL Frequency Selection	Rising edge of RSMRST#	<div>This strap has a 20 kohm ± 30% internal pull-down. This strap should not be pulled high since 24 MHz crystal is not supported on the PCH. 0 = 38.4 MHz (default) 1 = 24 MHz Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.</div>
--	--------------------------------	---------------------------	--

TEST





<div>緯創資通</div>		<div>Wistron Corporation</div>			
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title					
CPU (CSI/EMMC/CNVi)					
Size A4	Document Number <div>V550 TGL</div>		Rev -1		
Date:	Monday, July 27, 2020	Sheet 21 of	106		




TEST

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsieh, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (VSS)		
Size B	Document Number V550 TGL	Rev -1
Date: Monday, July 27, 2020	Sheet 23 of 106	



CPU



SPI ROM 32M





TABLE BIOS1
32MB (256Mb) 8x6mm WSON8

Vender	Vender P/N	Wistron P/N
WINBOND	W25R256JVEIQ	072.25256.0L01
MACRONIX	MX77L25650FZ4I42	072.77256.0003
GIGADEVICE	GD25R256DYIGR	072.25256.0H03



**SPI0 2 load topology with EC Wired-OR
Flash Sharing (1 flash and 1 TPM):** ⁽⁴⁾

R1 is required 0Ω placeholder for 1.8V and 0Ω for 3.3V.⁴

R2 is required 50Ω for 1.8V and 100Ω for 3.3V.
To be placed on SPI0_CLK, SPI0_MISO and
SPI0_MOSI.

R2 is required 50Ω for 1.8V and 50Ω for 3.3V. To be placed on SPI0_IO_2 and SPI0_IO_3. If TPM use this signal, R2 value shall follow MISO and MOSI recommendation.




R3 is required 15Ω for 1.8V and 15Ω for 3.3V. To be placed on SPI0_CLK, SPI0_MISO and SPI0_MOSI.⁴

R3 is required 33Ω for 1.8V and 50Ω for 3.3V. To be placed on SPI0_IO_2 and SPI0_IO_3. If TPM use this signal, R3 value shall follow MISC and MOSI recommendation.⁴⁾

R4 is required 15Ω for 1.8V and 15Ω for 3.3V. To be placed on SPI0_CLK, SPI0_MISO and SPI0_MOSI. If TPM use SPI0_IO_2 and SPI0_IO_3, R4 value shall follow MISO and MOSI recommendation⁴⁾

SSID = RBATT

Test point



TEST







緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title	Flash/RTC
-------	------------------

Size C	Document Number V550_TGL
-----------	------------------------------------

Rev	-1
-----	----









Need 25V rating (2X PVCC) for BST_P, BST_N

LBB-1


Main Func = AUDIO



Combo Jack



Near AUD1 (AUDIO)



NEAR AUDIO JACK CONN

AUDIO JACK SENSE
CLOSE TO CODEC
6-10 mil trace recommend


HGNDA/HGNDB trace width >70mil,
changed to sharp will be better.




Close to AUD1

Moat

DY-EMC DY-EMC



ED3001,ED3002,ED3003
Can change to follow P/N for smaller size. (HL and spacing issue.)
83.0005V.CAF
83.05725.0A0 (075.05725.0073)



LBB-1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **AUDIO (SPEAKER)**

Size B	Document Number V550_TGL	Rev -1
Date: Monday, July 27, 2020	Sheet 30 of 106	

	5	4	3	2	1
D					
C					
B					
A					

BOM1

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
LAN RTL8111H		
Size	Document Number	Rev
A3	V550_TGL	-1
Date:	Monday, July 27, 2020	Sheet 31 of 106

LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RJ45			
Size	Document Number		Rev
Custom	V550_TGL		-1
Date:	Monday, July 27, 2020	Sheet 32 of	106

LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

(Blanking)

LAR-1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>CARD READER (SDIO/CONN)</div>		
Size <div>A4</div>	Document Number <div>V550_TGL</div>	Rev <div>-1</div>
Date: Monday, July 27, 2020		Sheet 33 of 106

LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

(Blanking)

TEST

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
USB (RSVD) (USB2.0 CONN)		
Size	Document Number	Rev
A4	V550 TGL	-1
Date:	Monday, July 27, 2020	Sheet 34 of 106


LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
USB (USB3.0 Conn)		
Size	Document Number	Rev
A4	V550_TGL	-1
Date: Monday, July 27, 2020		Sheet 35 of 106

Main Func = USB Charger

For USB3.0 System Port1 (For AOU)



Current Limit Target : 2.3A (2.1-2.45A)

TABLE of AOU port: U3601

	Vendor	Vendor P/N	Wistron P/N
1st	TI	SN1702001RTER	SL50Q67167AA
2nd	DIODES	PI5USB2546HZHEX	SL50Q67168AA

SN1702001RTER is not equivalent device of TPS2546RTER

BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title USB(USB Charger)		
Size A4	Document Number V550 TGL	Rev -1
Date: Monday, July 27, 2020	Sheet 36 of 106	

LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

(Blanking)

TEST

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>USB (RSVD) (PCIE to USB3.0)</div>		
Size <div>A4</div>	Document Number <div>V550 TGL</div>	Rev <div>-1</div>
Date <div>Monday, July 27, 2020</div>		Sheet <div>37</div> of <div>106</div>

Main Func = USB3.0 Re-driver

LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>USB (USB Redriver/Hub)</div>		
Size <div>A4</div>	Document Number <div>V550_TGL</div>	Rev <div>-1</div>
Date <div>Monday, July 27, 2020</div>		Sheet <div>38</div> of <div>106</div>

LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

TEST

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Sequence (RSVD)		
Size	Document Number	Rev
A4	V550 TGL	-1
Date:	Monday, July 27, 2020	Sheet 39 of 106

17.24	PM_SLP_S4_N	>>>
17.24,54.57	PM_SLP_S3_N	>>>
17.24	PM_SLP_SUS_N	>>>
17.24,63.91	PLTRST_CPU_N	>>>
46	PWR_VCORE_VR_EN	>>>
47	PCH_PWROK	<<<
45	PWR_VDDQ_PG	>>>
22.50	VCCOR_AUX_VID0	>>>
22.50	VCCOR_AUX_VID1	>>>
17	VCCST_OVERRIDE	>>>
17.24	ALL_SYS_PWRGD	>>>
46	VCCORE_READY	>>>
17	CPU_C10_GATE_N	>>>
24.26	PURE_HW_SHUTDOWN_N	>>>
45	1DV8_SS_EN	<<<
45.50	1DV8_SS_PWRGD	<<<
17.50	VCCOR_AUX_PWRGD	<<<
4.55	oP_VDDEN_CPU	>>
45	PWR_VTT_EN	>>>
45	PWR_VDDQ_EN	<<<

[illegible][illegible][illegible]


Two circuit diagrams illustrating the connection of the VCCST_OVERRIDE pin. The left diagram shows the pin connected to a 303V_S5 supply through a resistor R4016 (100KR2J-1-GP) and a pull-down resistor to ground. The right diagram shows the pin connected to a 303V_S5 supply through a resistor R4017 (100KR2J-1-GP) and a pull-down resistor to ground. Both diagrams include a MOSFET (Q4002 or Q4003) and a diode (D4004 or D4005) connected to the VCCST_OVERRIDE pin.

 緯創資通 21F, 88, Sec.1, Hsueh Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.		Wistron Corporation 21F, 88, Sec.1, Hsueh Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Sequence (Power Plane Enabl			
Size	Document Number		Rev
A2	V550 TGL		-1
Date:	Monday, July 27, 2020	Sheet 40 of	106





LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

TEST


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Sequence (RSVD) (DS3/S0ix)</div>		
Size <div>A4</div>	Document Number <div>V550 TGL</div>	Rev <div>-1</div>
Date: Monday, July 27, 2020		Sheet 41 of 106



Main Battery Connector



BATT2 is for Wireless Charge. ("WC" default DY)



TEST

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	INT IO (ATX/ DC/ BATT Conn)
-------	------------------------------------

Size	Document Number
------	-----------------

V550 TGL


Rev
-1

Date: Monday, July 27, 2020





Sheet 43 of 106



- Device will be transition from normal Bulk-Burst operation to PFM operation by:
 - Set REG3[17] = 1 to enable the EN_PFM bit.
 - Set REG3[RC2] = 1
 - Set REG3[RC2] = 1
 - Ground RLM_HZ pin
- Device will transition out of PFM mode with heat control by:
 - Set REG3[RC2] = 0
 - Pull RLM_HZ pin to high.
- Device exits PFM to bulk-burst operation if tripping VDDPDM or to IDPM.
- Device exits PFM to bulk-burst operation under fault conditions (ACQO, TSMUT, BATC




OFFPAGE-GAP





Title				TPS51393/TPS51395R_5V/3D3V			
Size A2		Document Number V550_TGL				Rev -1	
Date: Monday, July 27, 2020				Sheet 45 of 106			



OFFPAGE



Reserve for Power test



OFFPAGE



Design Current=39A
I_{cc}(max)=70A
OCP>93A

LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

TEST

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Power (VCCIN_AUX_CPUCORE(3/3))**

Size A4	Document Number V550 TGL	Rev -1
------------	------------------------------------	------------------


LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

TEST


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Power (RSVD)</div>		
Size <div>A4</div>	Document Number <div>V550 TGL</div>	Rev <div>-1</div>
Date <div>Monday, July 27, 2020</div>		Sheet <div>49</div> of <div>106</div>

[illegible]



OFFPAGE



PH on EE Side



OFFPAGE_GAP






LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

TEST

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title RSVD		
Size A4	Document Number V550 TGL	Rev -1
Date: Monday, July 27, 2020		Sheet 52 of 106

OFFPAGE



OFFPAGE_GAP



OFFPAGE





OFFPAGE_GAP





TDC=0.7A
I_{max}= 2.25A

EDP


INVERTER POWER



Discharge circuit





3D3V_LCD_S0 Layout 40 mil.



Touch

(300mA)



TEST


LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

TEST





<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title RSVD		
Size A4	Document Number V550 TGL	Rev -1
Date: Monday, July 27, 2020		Sheet 56 of 106

SSID = HDMI

Test point



HDMI CONNECTOR



LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

TEST

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Display (RSVD) DP		
Size	Document Number	Rev
A4	V550 TGL	-1
Date:	Monday, July 27, 2020	Sheet 58 of 106

LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

TEST

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Display (RSVD) DVI		
Size	Document Number	Rev
A4	V550 TGL	-1
Date:	Monday, July 27, 2020	Sheet 59 of 106

SSID = SATA


LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

BOM1




<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
HDD		
Size	Document Number	Rev
A4	V550 TGL	-1
Date:	Monday, July 27, 2020	Sheet 60 of 106

Main Func = WLAN

(Off-Page)



Top side



TEST

LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

<Variant Name>		
<div>緯創資通Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
TitleINT IO (WWAN)		
SizeA3	Document NumberV550_TGL	Rev-1
Date: Monday, July 27, 2020Sheet 62 of 106		

- 16 SSD_PCIE_RX_N1 <<>>
- 16 SSD_PCIE_RX_P1 <<>>
- 16 SSD_PCIE_TX_N1 <<>>
- 16 SSD_PCIE_TX_P1 <<>>
- 16 SSD_PCIE_RX_N2 <<>>
- 16 SSD_PCIE_RX_P2 <<>>
- 16 SSD_PCIE_TX_N2 <<>>
- 16 SSD_PCIE_TX_P2 <<>>
- 16 SSD_PCIE_RX_N3 <<>>
- 16 SSD_PCIE_RX_P3 <<>>
- 16 SSD_PCIE_TX_N3 <<>>
- 16 SSD_PCIE_TX_P3 <<>>
- 16 SSD_PCIE_RX_N0 <<>>
- 16 SSD_PCIE_RX_P0 <<>>
- 16 SSD_PCIE_TX_N0 <<>>
- 16 SSD_PCIE_TX_P0 <<>>
- 18 SSD_CLK_CPU_N <<>>
- 18 SSD_CLK_CPU_P <<>>
- 18 SSD_CLKREQ_CPU_N <<>>
- 17,24,91 PLTRST_CPU_N <>>>






Table 48. Socket 3 SSD Pin-Out (Mechanical Key M) On Platform


74	3.3V	GND	75
72	3.3V	GND	73
70	3.3V	GND	71
68	SUSCLK(32KHz) (O)(0/3.3V)	PEDET (NC_PCIE/GND-SATA)	69
67	Connector Key	N/C	67
	Connector Key	Connector Key	
	Connector Key	Connector Key	
	Connector Key	Connector Key	
58	N/C	GND	57
56	N/C	REFCLKp	55
54	PEWAKE# (I/O)(0/3.3V) or N/C	REFCLKn	53
52	CLKREQ# (I/O)(0/3.3V) or N/C	GND	51
50	PERST# (O)(0/3.3V) or N/C	PETp0/SATA-A+	49
48	N/C	PETn0/SATA-A-	47
46	N/C	GND	45
44	N/C	PERp0/SATA-B-	43
42	N/C	PERn0/SATA-B+	41
40	N/C	GND	39
38	DEVSLP (O)	PETp1	37
36	N/C	PETn1	35
34	N/C	GND	33
32	N/C	PERp1	31
30	N/C	PERn1	29
28	N/C	GND	27
26	N/C	PETp2	25
24	N/C	PETn2	23
22	N/C	GND	21
20	N/C	GND	19
18	3.3V	PERp2	17
16	3.3V	PERn2	15
14	3.3V	GND	13
12	3.3V	PETp3	11
10	DAS/DSS# (I/O)/LED1# (I)(0/3.3V)	PETn3	9
8	N/C	PERp3	7
6	N/C	PERn3	5
4	3.3V	GND	3
2	3.3V	GND	1

TEST


緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title INT IO (SSD M.2/ eMMC)	
Size Custom	Document Number V550 TGL
Date: Monday, July 27, 2020	Rev -1
Sheet 63 of 106	

- 24 BAT_LED
- 24 SYS_LED
- 24 CHARGE_LED


SYS LED



Charge LED



NOVO BUTTON





TEST

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LED / Button / Power Button			
Size B	Document Number V550 TGL		Rev -1
Date:	Monday, July 27, 2020	Sheet 64 of	106

KCOL[15:0] >>

KROW[7:0] <<



TYPEA Port1 AOU

16 USB1_USB30_TX_N <<<—
16 USB1_USB30_TX_P <<<—
16 USB1_USB30_RX_N >>>—
16 USB1_USB30_RX_P >>>—
36 USB1_USB20_AOU_P <<>>—
36 USB1_USB20_AOU_N <<>>—

TYPEA Port2




16 USB2_USB30_TX_N <<<—
16 USB2_USB30_TX_P <<<—
16 USB2_USB30_RX_N >>>—
16 USB2_USB30_RX_P >>>—
16 USB2_USB20_P <<>>—
16 USB2_USB20_N <<>>—

FP


24 PWR_LED >>>—
24 FP_LED >>>—
16 FP_USB20_P >>>—
16 FP_USB20_N >>>—
24 FP_RESETN >>>—
24 FP_GPIO_AL0 >>>—
24 FP_DELINK >>>—

Other





24 USB_PWR_EN >>>—
16 USB_OC3_N <<<—
24 KBC_PWRBTN_N <<<—



Top side




MB to TRANS BD



<Variant Name>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
IO Board Conn (RSVD)			
Size	Document Number		Rev
Custom	V550 TGL		-1
Date:	Monday, July 27, 2020	Sheet 66 of	106

Hall Sensor



TEST

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Sensor (Hall-Sensor)			
Size A4	Document Number V550 TGL		Rev -1
Date:	Monday, July 27, 2020	Sheet 67 of	106



LENovo CONFIDENTIAL Wistron Taipei Lenovo Review



TEST

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
EAR PHONE		
Size	Document Number	Rev
A4	V550 TGL	-1
Date:	Monday, July 27, 2020	Sheet 69 of 106


LENovo CONFIDENTIAL Wistron Taipei Lenovo Review


TEST


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Sensor (G-sensor)</div>		
Size <div>A4</div>	Document Number <div>V550 TGL</div>	Rev <div>-1</div>
Date <div>Monday, July 27, 2020</div>		Sheet 70 of 106







Vender	Vender P/N	Wistron P/N
MURATA	XR0GB25M000F2P40R0	082.30005.0911
HOSONIC	E1F825E000005E	082.30005.0821



TEST	
<div style="display: flex; justify-content: space-between;"> <div style="text-align: center;">  <p>緯創資通</p> </div> <div> <p>Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsuehshih, Taippei Hsien 221, Taiwan, R.O.C.</p> </div> </div>	
Title	
THUNDERBOLT RE TIMER	
Size	Document Number
Custom	V550 TGL
Date	Rev
Monday, July 27, 2020	-1




The VBIAS pin requires a minimum 35-VDC rated capacitor, and a 50-VDC rated capacitor is recommended.




TPC Port2 (TBT/USB3.1/DP/PD)

(65W ADT: 20V, 3.25A)
(95W ADT: 20V, 4.75A)



close USB3



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsien 221, Taiwan, R.O.C.

THUNDERBOLT CONNECTOR

Size C Document Number V550_TGL Rev -1
Date: Monday, July 27, 2020 Sheet 72 of 106

LENOVO CONFIDENTIAL Wistron Taipei Lenovo Review

LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **THUNDERBOLT CONNECTOR C**

Size A4	Document Number V550_TGL	Rev -1
------------	------------------------------------	------------------


LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

NTD ORS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU (RSVD) (PEG 1/5)			
Size A	Document Number V550 TGL		Rev -1
Date: Monday, July 27, 2020	Sheet	76 of	106


LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

NTD ORS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU (RSVD) (DIGITAL 2/5)			
Size A	Document Number V550 TGL		Rev -1
Date: Monday, July 27, 2020	Sheet	77 of	106


LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

NTD ORS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU (RSVD) (VRAM 3/5)			
Size A	Document Number V550 TGL		Rev -1
Date: Monday, July 27, 2020	Sheet	78 of	106


LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

NTD ORS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU (RSVD) (GPIO 4/5)			
Size A	Document Number V550 TGL		Rev -1
Date: Monday, July 27, 2020	Sheet	79	of 106

LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

NTD ORS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU (RSVD) (PWR/GND 5/5)			
Size A	Document Number V550 TGL		Rev -1
Date: Monday, July 27, 2020		Sheet 80 of	106

LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

NTD ORS

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GPU (RSVD) (VRAM1,2 1/4)</div>		
Size <div>A</div>	Document Number <div>V550 TGL</div>	Rev <div>-1</div>
Date: Monday, July 27, 2020	Sheet 81 of	106

LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

NTD ORS

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GPU (RSVD) (VRAM3,4 2/4)</div>		
Size <div>A</div>	Document Number <div>V550 TGL</div>	Rev <div>-1</div>
Date: Monday, July 27, 2020		Sheet 82 of 106


LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

NTD ORS

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GPU (RSVD) (VRAM5,6 3/4)</div>		
Size <div>A</div>	Document Number <div>V550 TGL</div>	Rev <div>-1</div>
Date: Monday, July 27, 2020		Sheet 83 of 106


LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

NTD ORS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU (RSVD) (VRAM7,8 4/4)			
Size A	Document Number V550 TGL		Rev -1
Date: Monday, July 27, 2020	Sheet	84 of	106


LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

NTD ORS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU (RSVD) (VGA_CORE)			
Size A	Document Number V550_TGL		Rev -1
Date: Monday, July 27, 2020	Sheet	85	of 106


LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

NTD ORS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU (RSVD) (Sequence)			
Size A	Document Number V550 TGL		Rev -1
Date: Monday, July 27, 2020	Sheet	86 of	106

LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

NTD ORS



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU (RSVD) (Sequence)			
Size A	Document Number V550 TGL		Rev -1
Date: Monday, July 27, 2020	Sheet	87	of 106

LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

TEST		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title UNUSED PARTS (FIP)		
Size A4	Document Number V550 TGL	Rev -1
Date: Monday, July 27, 2020		Sheet 88 of 106

H2
HOLE296R158-GP
ZZ.PAD01.V71


H5
HOLE296R158-GP
ZZ.PAD01.V71



HS1
STF237R113H62-4-GP
34.4SE26.001



HS2
STF237R113H62-4-GP
34.4SE26.001

HS3
STF237R113H62-4-GP
34.4SE26.001




HOLE1
HOLET297X262B420X288R138-S
HOLET297X262B420X288R138-S

HOLE3
HOLET325X276B691X394R119-S
HOLET325X276B691X394R119-S



HOLE4
HOLET348X276B499X526R119-2P-S
HOLET348X276B499X526R119-2P-S




HOLE5
HOLE473X355R158-S
HOLE473X355R158-S


HOLE6
HOLE473X355R158-S1
HOLE473X355R158-S1



HOLE7
HOLE355X296R158-S
HOLE355X296R158-S



FOR EMC



FOR RF



LENovo CONFIDENTIAL Wistron Taipei Lenovo Review


TEST

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **INT IO (M.2 Myraid X VPU/ 2nd SSD)**

Size A4	Document Number V550 TGL	Rev -1
------------	------------------------------------	------------------



SPI Chip Select Pin:
ST (SPI_CS#) Internal pull-up
NuvoTon (SCS#) Internal pull-up is disabled if the pin is part of the recognized host interface

TPM TABLE

1st	ST33HTPH2X32AHD4	071.33232.0J03
2nd	NPCT750LADYX	071.00750.0H03

China TCM TABLE

1st	Z32H330TC-SQN-751	071.32330.0B03
-----	-------------------	----------------

TABLE

Pin No	TCG PTP Spec(V38)	ST Micro ST33HTPH2E32AHC0	NuvoTon NPCT750LABYX	Ingreen SL83670VQ2.0 PM07.63
1	VDD	NC	VSB	VDD
2	GND	NC	NC	GND
3	NC	NC	NC	NC
4	GPIO	PP	GPIO/PP	NC
5	NC	NC	NC	NC
6	GPIO	NC	GPIO3	GPIO
7	GPIO	GPIO	NC	PP
8	VDD	NC	VHIO	VDD
9	NC	NC	NC	GND
10	NC	NC	NC	NC
11	NC	NC	NC	NC
12	NC	NC	NC	NC
13	GPIO	NC	GPIO4	NC
14	NC	NC	NC	NC
15	NC	NC	NC	NC
16	GND	NC	GND	NC
17	SPI_RST#	SPI_RST#	RST#	RST#
18	SPI_PIRQ#	SPI_PIRQ#	PIRQ#/GPIO2	PIRQ#
19	SPI_CLK	SPI_CLK	SCLK	SCLK
20	SPI_CS#	SPI_CS#	SCS#/GPIO5	CS#
21	MOSI	MOSI	MOSI/GPIO7	MOSI
22	VDD	VPS	VHIO	VDD
23	GND	NC	GND	GND
24	MISO	MISO	MISO	MISO
25	NC	NC	NC	NC
26	NC	NC	NC	NC
27	NC	NC	NC	NC
28	NC	NC	NC	NC
29	SDA/GPIO1	NC	SDA/GPIO0	NC
30	SDA/GPIO0	NC	SCL/GPIO1	NC
31	NC	NC	NC	NC
32	NC	NC	NC	GND

TEST

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title INT IO (TPM)	
Size A3	Document Number V550_TGL
Date: Monday, July 27, 2020	Sheet 91 of 106
Rev -1	

LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

TEST

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>INT IO (RSVD) (Finger Printer)</div>		
Size <div>A4</div>	Document Number <div>V550 TGL</div>	Rev <div>-1</div>
Date <div>Monday, July 27, 2020</div>		Sheet <div>92</div> of <div>106</div>


LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

TEST

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>EXT IO (Function Key)</div>		
Size <div>A4</div>	Document Number <div>V550 TGL</div>	Rev <div>-1</div>
Date: Monday, July 27, 2020		Sheet 93 of 106


LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

TEST

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title EXT IO (RSVD) (Smart Card/COM/PS2)		
Size A	Document Number V550 TGL	Rev -1
Date: Monday, July 27, 2020		Sheet 94 of 106


LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

TEST

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title EXT IO (RSVD) (Docking/LPT)			
Size A	Document Number V550 TGL		Rev -1
Date: Monday, July 27, 2020		Sheet 95 of	106

LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

TEST

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Commercial (RSVD) (SW GFX eDP)		
Size A	Document Number V550 TGL	Rev -1
Date: Monday, July 27, 2020		Sheet 96 of 106


LENovo CONFIDENTIAL Wistron Taipei Lenovo Review


TEST

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Consumer (RSVD) (LAN)			
Size A	Document Number V550 TGL		Rev -1
Date: Monday, July 27, 2020	Sheet	97	of 106

LENovo CONFIDENTIAL Wistron Taipei Lenovo Review

TEST


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Consumer (RSVD) (LAN Switch)			
Size A	Document Number V550 TGL		Rev -1
Date: Monday, July 27, 2020	Sheet	98 of	106



TEST

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Debug (XDP/HDT conn)</div>		
Size <div>A4</div>	Document Number <div>V550 TGL</div>	Rev <div>-1</div>
Date <div>Monday, July 27, 2020</div>		Sheet <div>99</div> of <div>106</div>

LV550 TYPE-C Block Diagram




Not Stuffed-AMP :ZZ,DY,DY-EMC,DY_RF,NON-AMP,DEBUG

Not Stuffed-NON AMP :ZZ,DY,DY-EMC,DY_RF,AMP,DEBUG

TEST


<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>SMT memo</div>		
Size <div>A4</div>	Document Number <div>V550_TGL</div>	Rev <div>-1</div>
Date: Monday, July 27, 2020		Sheet 101 of 106

[illegible][illegible]






The block diagram shows the TP551487XRJER for VDDQ (PUS101) with the following connections:

- Input 2:** $PW_SLP_S4_N$ connected to pin 55.
- Input 4:** $PW_ACK2OUT_VDDQ$ connected to pin V2N.
- Output 4:** $1D1V_S3$ connected to pin VOUT.
- Output 5:** $0D6V_S5$ connected to pin VOUT.
- Output 3:** $1D8V_S3$ connected to pin S1.


POWER BLOCK DIAGRAM



PCH SMBus Block Diagram



Thermal Block Diagram



<Core Design>

Audio Block Diagram

